# **Power MOSFET**

# 30 V, 106 A, Single N-Channel, SO-8 FL

#### **Features**

- Integrated Schottky Diode
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

### **Applications**

- CPU Power Delivery
- Synchronous Rectification for DC–DC Converters
- Low Side Switching
- Telecom Secondary Side Rectification

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Para	Parameter			Value	Unit
Drain-to-Source Volt	age		$V_{DSS}$	30	V
Gate-to-Source Volta	Gate-to-Source Voltage			±20	V
Continuous Drain		T <sub>A</sub> = 25°C	Ι <sub>D</sub>	30	Α
Current R <sub>θJA</sub> (Note 1)		T <sub>A</sub> = 85°C		22	
Power Dissipation R <sub>0JA</sub> (Note 1)		T <sub>A</sub> = 25°C	P <sub>D</sub>	3.13	W
Continuous Drain		T <sub>A</sub> = 25°C	Ι <sub>D</sub>	48	Α
Current R <sub>θJA</sub> ≤ 10 sec		T <sub>A</sub> = 85°C		34	
Power Dissipation $R_{\theta JA,} t \leq 10 \text{ sec}$	Steady	T <sub>A</sub> = 25°C	$P_{D}$	7.7	W
Continuous Drain Current R <sub>0.1A</sub>	State	$T_A = 25^{\circ}C$	Ι <sub>D</sub>	22	Α
(Note 2)		T <sub>A</sub> = 85°C		16	
Power Dissipation R <sub>θJA</sub> (Note 2)		T <sub>A</sub> = 25°C	P <sub>D</sub>	1.7	W
Continuous Drain		T <sub>C</sub> = 25°C	Ι <sub>D</sub>	106	Α
Current R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 85°C		76	
Power Dissipation $R_{\theta JC}$ (Note 1)		T <sub>C</sub> = 25°C	$P_{D}$	38	W
Pulsed Drain Current	t <sub>p</sub> =10μs	T <sub>A</sub> = 25°C	I <sub>DM</sub>	320	Α
Current limited by pac	ckage	$T_A = 25^{\circ}C$	I <sub>Dmaxpkg</sub>	100	Α
Operating Junction ar Temperature	Operating Junction and Storage Temperature		T <sub>J</sub> , T <sub>STG</sub>	-55 to +150	°C
Source Current (Body	Source Current (Body Diode)			54	Α
Drain to Source dV/dt			dV/dt	6	V/ns
Single Pulse Drain–to–Source Avalanche Energy ( $V_{DD}$ = 50 V, $V_{GS}$ = 10 V, $I_L$ = 45 A <sub>pk</sub> , L = 0.1 mH, R <sub>G</sub> = 25 $\Omega$ )			EAS	101	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




### ON Semiconductor®


### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
30 V	2.1 mΩ @ 10 V	106 A
	3.1 mΩ @ 4.5 V	106 A

#### **N-CHANNEL MOSFET**







A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTMFS4983NFT1G	SO-8FL (Pb-Free)	1500 / Tape & Reel
NTMFS4983NFT3G	SO-8FL (Pb-Free)	5000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	3.3	
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	40	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	74	*C/vv
Junction–to–Ambient – t ≤ 10 sec	$R_{ heta JA}$	16.3	

- 1. Surface-mounted on FR4 board using 1 sq-in pad, 2 oz Cu.
- 2. Surface-mounted on FR4 board using the minimum recommended pad size of 100 mm<sup>2</sup>.

# **ELECTRICAL CHARACTERISTICS** (T<sub>.1</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Cond	ition	Min	Тур	Max	Unit
OFF CHARACTERISTICS					1	1	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 1.0 \text{ mA}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /	I <sub>D</sub> = 10 mA, referenced to 25°C			15		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V	T <sub>J</sub> = 25°C			500	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{D}$	= 1.0 mA	1.2	1.7	2.3	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>	I <sub>D</sub> = 10 mA, referen	nced to 25°C		5.0		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 30 A		1.6	2.1	
			I <sub>D</sub> = 15 A		1.6		
	V <sub>GS</sub> = 4.5	V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 30 A		2.5	3.1	mΩ
			I <sub>D</sub> = 15 A		2.5		
Forward Transconductance	9FS	V <sub>DS</sub> = 1.5 V, I <sub>D</sub> = 15 A			60		S
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 15 V			3250		pF
Output Capacitance	C <sub>OSS</sub>				1340		
Reverse Transfer Capacitance	C <sub>RSS</sub>				90		
Total Gate Charge	$Q_{G(TOT)}$				22.6		
Threshold Gate Charge	Q <sub>G(TH)</sub>	V 45VV	15 \/. 1 20 A		2.9		] "
Gate-to-Source Charge	$Q_{GS}$	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V}; I_D = 30 \text{ A}$			7.0		nC
Gate-to-Drain Charge	$Q_{GD}$				6.9		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 10 \text{ V}, V_{DS} = 15 \text{ V},$ $I_{D} = 30 \text{ A}$			47.9		nC
SWITCHING CHARACTERISTICS (Note 4)							
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V},$ $I_{D} = 15 \text{ A}, R_{G} = 3.0 \Omega$			13.5		
Rise Time	t <sub>r</sub>				24.9		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>				28.7		ns
Fall Time	t <sub>f</sub>				10.7		1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 3. Pulse Test: pulse width  $\leq 300 \,\mu s$ , duty cycle  $\leq 2\%$ .
- 4. Switching characteristics are independent of operating junction temperatures.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (N	ote 4)						
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 15 V, $I_{D}$ = 15 A, $R_{G}$ = 3.0 $\Omega$			9.4		ns ns
Rise Time	t <sub>r</sub>				16.7		
Turn-Off Delay Time	t <sub>d(OFF)</sub>				35.2		
Fall Time	t <sub>f</sub>				7.4		
DRAIN-SOURCE DIODE CHARACTE	ERISTICS						
Forward Diode Voltage	$V_{SD}$	VGS = 0 V,	T <sub>J</sub> = 25°C		0.4	0.7	V
			T <sub>J</sub> = 125°C		0.32		
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 2 \text{ A}$			45		
Charge Time	t <sub>a</sub>				23		ns
Discharge Time	t <sub>b</sub>				22		
Reverse Recovery Charge	$Q_{RR}$				50		nC
PACKAGE PARASITIC VALUES				-			
Source Inductance	L <sub>S</sub>	T <sub>A</sub> = 25°C			0.65		nΗ
Drain Inductance	L <sub>D</sub>				0.20		
Gate Inductance	L <sub>G</sub>				1.5		
Gate Resistance	$R_{G}$				1.0		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.

4. Switching characteristics are independent of operating junction temperatures.

### **TYPICAL PERFORMANCE CURVES**



### **TYPICAL PERFORMANCE CURVES**

6

5 4

3 2

1




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Drain-to-Source Voltage vs. Total Charge 10 9  $V_{GS} = 0 V$  $T_J = 25^{\circ}C$ 8 7

0 0.1 0.0 0.2 0.3 0.4 0.5 V<sub>SD</sub>, SOURCE-TO-DRAIN VOLTAGE (V)

Figure 10. Diode Forward Voltage vs. Current

0.7





Figure 11. Maximum Rated Forward Biased Safe Operating Area



T<sub>J</sub>, STARTING JUNCTION TEMPERATURE (°C)

Figure 12. Maximum Avalanche Energy vs. **Starting Junction Temperature** 

## **TYPICAL PERFORMANCE CURVES**






Figure 13. Thermal Response

#### PACKAGE DIMENSIONS





#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE

	MILLIMETERS					
DIM	MIN	NOM	MAX			
Α	0.90	1.00	1.10			
A1	0.00		0.05			
b	0.33	0.41	0.51			
С	0.23	0.28	0.33			
D	5.00	5.15	5.30			
D1	4.70	4.90	5.10			
D2	3.80	4.00	4.20			
E	6.00	6.15	6.30			
E1	5.70	5.90	6.10			
E2	3.45	3.65	3.85			
е		1.27 BSC				
G	0.51	0.61	0.71			
K	1.20	1.35	1.50			
L	0.51	0.61	0.71			
L1	0.125 REF					
M	3.00	3.40	3.80			
θ	0 °		12 °			

- STYLE 1: PIN 1. SOURCE 2. SOURCE 3. SOURCE

  - GATE DRAIN

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

4.560

ON Semiconductor and the unarregistered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

**BOTTOM VIEW** 

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative